Presentation 2011-07-28
Recent Research Trends on Transient-Fault-Tolerant Dependable Processors
Yoshifumi KOYAMA, Kenta IMAI, Aromhack SAYSANASONGKHAM, Masayuki ARAI, Satoshi FUKUMOTO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) With recent advancement of semiconductor manufacturing processes such as scaled design rule, higher integration, and lower supply voltage, occurrence of transient faults has become a big issue, and thus many studies have been performed on development of dependable processors that tolerate transient faults. Adding dependability to a processor circuit is achieved by applying either temporal, spatial, or information redundancy, and therefore must be applied carefully considering trade-offs between hardware overhead and performance. In this paper we make a survey on recent research trends on transient-fault-tolerant dependable processors, from the viewpoint of target architecture and fault detection method.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) transient fault / soft error / dependable processor / redundant execution / dynamic verification
Paper # DC2011-16
Date of Issue

Conference Information
Committee DC
Conference Date 2011/7/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Recent Research Trends on Transient-Fault-Tolerant Dependable Processors
Sub Title (in English)
Keyword(1) transient fault
Keyword(2) soft error
Keyword(3) dependable processor
Keyword(4) redundant execution
Keyword(5) dynamic verification
1st Author's Name Yoshifumi KOYAMA
1st Author's Affiliation Graduate School of System Design, Tokyo Metropolitan University()
2nd Author's Name Kenta IMAI
2nd Author's Affiliation Graduate School of System Design, Tokyo Metropolitan University
3rd Author's Name Aromhack SAYSANASONGKHAM
3rd Author's Affiliation Graduate School of System Design, Tokyo Metropolitan University
4th Author's Name Masayuki ARAI
4th Author's Affiliation Faculty of System Design, Tokyo Metropolitan University
5th Author's Name Satoshi FUKUMOTO
5th Author's Affiliation Faculty of System Design, Tokyo Metropolitan University
Date 2011-07-28
Paper # DC2011-16
Volume (vol) vol.111
Number (no) 164
Page pp.pp.-
#Pages 6
Date of Issue