Presentation 2010-12-16
Elimination of Half Select Disturb in 8T-SRAM by Local Injected Electron Asymmetric Pass Gate Transistor
Kentaro Honda, Kousuke Miyaji, Shuhei Tanakamaru, Shinji Miyano, Ken Takeuchi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) 8T-SRAM cell with asymmetric pass gate transistor by local electron injection is proposed to solve half select disturb. Two types of electron injection scheme: both side injection scheme and self-repair one side injection scheme are analyzed comprehensively for 65nm technology node 8T-SRAM cell and also for 6T-SRAM cell. This paper shows that in the 6T-SRAM with the local injected electrons the read speed degrades by as much as 6.3 times. In contrast, the proposed 8T-SRAM cell with the self-repair one side injection scheme is most suitable to solve the conflict of the half select disturb, write disturb and read speed. In the proposed 8T-SRAM, the disturb margin increases by 141% without write margin or read speed degradation. The proposed scheme has no process or area penalty compared with the standard CMOS-process 8T-SRAM.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) SRAM / 8T-SRAM / HCI / Half Select Disturb
Paper # ICD2010-95
Date of Issue

Conference Information
Committee ICD
Conference Date 2010/12/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Elimination of Half Select Disturb in 8T-SRAM by Local Injected Electron Asymmetric Pass Gate Transistor
Sub Title (in English)
Keyword(1) SRAM
Keyword(2) 8T-SRAM
Keyword(3) HCI
Keyword(4) Half Select Disturb
1st Author's Name Kentaro Honda
1st Author's Affiliation University of Tokyo()
2nd Author's Name Kousuke Miyaji
2nd Author's Affiliation University of Tokyo
3rd Author's Name Shuhei Tanakamaru
3rd Author's Affiliation University of Tokyo
4th Author's Name Shinji Miyano
4th Author's Affiliation Semiconductor Technology Academic Research Center (STARC)
5th Author's Name Ken Takeuchi
5th Author's Affiliation University of Tokyo
Date 2010-12-16
Paper # ICD2010-95
Volume (vol) vol.110
Number (no) 344
Page pp.pp.-
#Pages 6
Date of Issue