| Presentation | 2011-01-21 Acceleration of Block Matching by using Multiple Alignments on Heterogeneous Multi-Core Processor Yoshitaka Hiramatsu, Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Tohru Nojiri, Kunio Uchiyama, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The large data-transfer time among different cores and data-supply time to arithmetic unit is a big problem in heterogeneous multi-core processors. To reduce the data-supply time, an efficient method based on complex memory allocation was proposed. However, the data-transfer-modules cannot be used to accelerate the data transfer since the method does not use linear or stride data transfers. This paper presents a method by alignment in the data transfer and arithmetic processing respectively so that we can accelerate the data transfers exploiting data-transfer-units together with complex memory allocation. We use block matching to evaluate our technique. The proposed method reduces the data-transfer time by 42% compared to the method that use only complex memory allocation. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | block matching / heterogeneous multi-core / dynamically reconfigurable processor / data transfer / accelerator |
| Paper # | ICD2010-136 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2011/1/13(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Acceleration of Block Matching by using Multiple Alignments on Heterogeneous Multi-Core Processor |
| Sub Title (in English) | |
| Keyword(1) | block matching |
| Keyword(2) | heterogeneous multi-core |
| Keyword(3) | dynamically reconfigurable processor |
| Keyword(4) | data transfer |
| Keyword(5) | accelerator |
| 1st Author's Name | Yoshitaka Hiramatsu |
| 1st Author's Affiliation | Hitachi, Ltd., Central Research Laboratory() |
| 2nd Author's Name | Hasitha Muthumala Waidyasooriya |
| 2nd Author's Affiliation | Tohoku University |
| 3rd Author's Name | Masanori Hariyama |
| 3rd Author's Affiliation | Tohoku University |
| 4th Author's Name | Tohru Nojiri |
| 4th Author's Affiliation | Hitachi, Ltd., Central Research Laboratory |
| 5th Author's Name | Kunio Uchiyama |
| 5th Author's Affiliation | Hitachi, Ltd., Central Research Laboratory |
| Date | 2011-01-21 |
| Paper # | ICD2010-136 |
| Volume (vol) | vol.110 |
| Number (no) | 380 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |