| Presentation | 2010-12-03 Networked hw/sw complex system and virtual hardware circuit of video codec Hakaru TAMUKOH, Masahiro ARIIZUMI, Nadav BERGSTEIN, Masatoshi SEKINE, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this paper, we describe a design example of a networked hw/sw complex system based on the hardware object model. In the networked hw/sw complex system, a virtual hardware circuit is downloaded via network and is realized into an FPGA. By implementing the virtual hardware circuit as the processing unit that executes a very large scale computing, we can develop high-performance hw/sw complex system which processes both of the speed of hardware and the flexibility of software. In this paper, we develop two types of wavelet transfer based video codec to evaluate the networked hw/sw complex system. Experimental results show that the proposed virtual hardware video codec is 25 times faster than the software implementation. Besides, we succeed of downloading, remotely operating and realization of the virtual hardware circuit. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | networked hw/sw complex system / object oriented design / FPGA / digital hardware / video codec |
| Paper # | SIS2010-49 |
| Date of Issue |
| Conference Information | |
| Committee | SIS |
|---|---|
| Conference Date | 2010/11/25(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Smart Info-Media Systems (SIS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Networked hw/sw complex system and virtual hardware circuit of video codec |
| Sub Title (in English) | |
| Keyword(1) | networked hw/sw complex system |
| Keyword(2) | object oriented design |
| Keyword(3) | FPGA |
| Keyword(4) | digital hardware |
| Keyword(5) | video codec |
| 1st Author's Name | Hakaru TAMUKOH |
| 1st Author's Affiliation | Institute of Engineering, Tokyo University of Agriculture and Technology() |
| 2nd Author's Name | Masahiro ARIIZUMI |
| 2nd Author's Affiliation | Institute of Engineering, Tokyo University of Agriculture and Technology |
| 3rd Author's Name | Nadav BERGSTEIN |
| 3rd Author's Affiliation | Institute of Engineering, Tokyo University of Agriculture and Technology |
| 4th Author's Name | Masatoshi SEKINE |
| 4th Author's Affiliation | Institute of Engineering, Tokyo University of Agriculture and Technology |
| Date | 2010-12-03 |
| Paper # | SIS2010-49 |
| Volume (vol) | vol.110 |
| Number (no) | 322 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |