Presentation 2010-11-29
Evaluation of frequency components of power noise in CMOS digital LSI
Kumpei YOSHIKAWA, Hiroshi MATSUMOTO, Yuta SASAKI, Makoto NAGATA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recent trends of electric devices are higher performance and/or lower power consumption. To achieve these designs, LSI chips that mounted on electric devices become larger-size, high-integrated and lower supply voltage. As a results, an increasing density of current inside LSI and a degradation of noise margin cause power-supply noise induced problems such as Power Integrity (PI) and Signal Integrity (SI). This paper proposes a evaluation of frequency components of power noise in processor. On-chip power noise and On-board power noise are measured, and frequency component of these noise are evaluated. Charging capacitance model are also evaluated and confirmed the accuracy of the model.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) power nosie / noise simulation / Magnetic Probe / EMC / Power Integrity
Paper # CPM2010-124,ICD2010-83
Date of Issue

Conference Information
Committee CPM
Conference Date 2010/11/22(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Component Parts and Materials (CPM)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Evaluation of frequency components of power noise in CMOS digital LSI
Sub Title (in English)
Keyword(1) power nosie
Keyword(2) noise simulation
Keyword(3) Magnetic Probe
Keyword(4) EMC
Keyword(5) Power Integrity
1st Author's Name Kumpei YOSHIKAWA
1st Author's Affiliation Graduate School of System Informatics, Kobe University()
2nd Author's Name Hiroshi MATSUMOTO
2nd Author's Affiliation Graduate School of System Informatics, Kobe University
3rd Author's Name Yuta SASAKI
3rd Author's Affiliation Department of Computer Science and Systems Engineering, Kobe University
4th Author's Name Makoto NAGATA
4th Author's Affiliation Graduate School of System Informatics, Kobe University:JST,CREST
Date 2010-11-29
Paper # CPM2010-124,ICD2010-83
Volume (vol) vol.110
Number (no) 314
Page pp.pp.-
#Pages 6
Date of Issue