Presentation 2010/11/23
Fabrication in Low Power Process and Evaluation of Power Reconfigurable Field Programmable Gate Array
Masakazu Hioki, Takashi Kawanami, Yohei Matsumoto, Toahiyuki Tsutsumi, Tadashi Nakagawa, Toshihiro Sekigawa, Hanpei Koike,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Flex Power FPGA that is FPGA with power reconfigurability aims at the reduction of static power. The reduction of off current in which the static power originates in Flex Power FPGA depends on both the variation width of an off current of MOSFET when the body bias voltage is applied and the fraction of MOSFET with low threshold voltage in a circuit. In the recent years, two or more fabrication processes are prepared in a technology node to satisfy the severe demands on the operational specifications such as a faster operating frequency and lower power consumption in the various target applications. In addition, two or more kinds of MOSFET with a different characteristic exist in each process and the integrated circuit can be designed by selectively using these MOSFETs. And, the behavior of the change in an off current when the body bias voltage is applied to these MOSFETs is different respectively. In this paper, Flex Power FPGA is fabricated by the low power 90nm CMOS process where the variation width of an off current by the applying of the body bias voltage is larger and the off current reduction is evaluated.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Flex Power FPGA / Off current / Low power process
Paper # RECONF-2010-45
Date of Issue

Conference Information
Committee RECONF
Conference Date 2010/11/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Fabrication in Low Power Process and Evaluation of Power Reconfigurable Field Programmable Gate Array
Sub Title (in English)
Keyword(1) Flex Power FPGA
Keyword(2) Off current
Keyword(3) Low power process
1st Author's Name Masakazu Hioki
1st Author's Affiliation National Institute of Industrial Science and Technology (AIST)()
2nd Author's Name Takashi Kawanami
2nd Author's Affiliation Kanazawa Institute of Technology
3rd Author's Name Yohei Matsumoto
3rd Author's Affiliation Tokyo University of Marine Science and Technology
4th Author's Name Toahiyuki Tsutsumi
4th Author's Affiliation Meiji University
5th Author's Name Tadashi Nakagawa
5th Author's Affiliation National Institute of Industrial Science and Technology (AIST)
6th Author's Name Toshihiro Sekigawa
6th Author's Affiliation National Institute of Industrial Science and Technology (AIST)
7th Author's Name Hanpei Koike
7th Author's Affiliation National Institute of Industrial Science and Technology (AIST)
Date 2010/11/23
Paper # RECONF-2010-45
Volume (vol) vol.110
Number (no) 319
Page pp.pp.-
#Pages 6
Date of Issue