Presentation | 2010/10/21 Hardware Efficient Hybrid Logarithmic Approach For RRC filter Design in DVB-S2 Receiver Vikas Agarwal, Pansoo Kim, Deock-Gil Oh, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | Computational complexity of a Root Raised Cosine Filter is dominated by the binary multiplications involved in process. In this paper, a hybrid logarithmic approach has been used to design multiplier-less RRC filter to achieve optimized hardware. Hybrid-logarithmic arithmetic is advantageous for FIR digital filters since it removes the necessity for the use of high speed array multipliers. These are replaced by simple look up tables for the conversion to and from the logarithmic domain. Matlab simulations have been performed to show the performance of hybrid-logarithmic filter. It offers a significant reduction in complexity when compared to floating point equivalents proposed for the DVB-S2 receiver applications. The use of hybrid logarithmic arithmetic also has the potential to reduce the power consumption, latency and hardware complexity. The given approach can be used with other DVB-S2 receiver techniques like symbol timing synchronization, carrier offset estimation etc. It can be used in high speed communication of DVB-S2 because of its simplified architecture. The proposed design shows a huge amount of hardware saving over the conventional binary multiplier approach. The functionality of the design has been verified through simulation and synthesis of the existing and proposed RRC filter scheme. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | Digital Video Broadcasting second Generation / Root Raised Cosine Filter / Logarithmic Number System / Matched Filter |
Paper # | SAT2010-53 |
Date of Issue |
Conference Information | |
Committee | SAT |
---|---|
Conference Date | 2010/10/21(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Satellite Telecommunications (SAT) |
---|---|
Language | ENG |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Hardware Efficient Hybrid Logarithmic Approach For RRC filter Design in DVB-S2 Receiver |
Sub Title (in English) | |
Keyword(1) | Digital Video Broadcasting second Generation |
Keyword(2) | Root Raised Cosine Filter |
Keyword(3) | Logarithmic Number System |
Keyword(4) | Matched Filter |
1st Author's Name | Vikas Agarwal |
1st Author's Affiliation | Satellite & Wireless Convergence Research Department Electronics and Telecommunications Research Institute (ETRI)() |
2nd Author's Name | Pansoo Kim |
2nd Author's Affiliation | Satellite & Wireless Convergence Research Department Electronics and Telecommunications Research Institute (ETRI) |
3rd Author's Name | Deock-Gil Oh |
3rd Author's Affiliation | Satellite & Wireless Convergence Research Department Electronics and Telecommunications Research Institute (ETRI) |
Date | 2010/10/21 |
Paper # | SAT2010-53 |
Volume (vol) | vol.110 |
Number (no) | 256 |
Page | pp.pp.- |
#Pages | 5 |
Date of Issue |