Presentation 2010-09-16
A Consideration of Reconfigurable Processor for accelerating RSA Cryptography
Takatoshi TAMAOKI, Kazuya TANIGAWA, Tetsuo HIRONAKA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Encrypting and decrypting RSA require many exponentiation calculations, and modulo calculation with bit-with wider than lO24bit. To accelerate such calculations, many researchers have developed hardware accelerators. These hardware accelerators deal with large bit width by using many operation units with smaller bit width. However, the calculation method requires many additions to sum up carry outputs caused by summation, which increase execution time of RSA cryptography. This paper shows a novel reconfigurable processor which has an acceleration mechanism for such carry calculations. We evaluated the performance and usage of hardware resources. Compared with the reconfigurable processor without the proposed carry acceleration, as the result the number of computing units used was decreased to 1/318, and the execution time was decreased to 1/22.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) RSA cryptographic / reconfigurable processor / long bit-width operation
Paper # RECONF2010-22
Date of Issue

Conference Information
Committee RECONF
Conference Date 2010/9/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Consideration of Reconfigurable Processor for accelerating RSA Cryptography
Sub Title (in English)
Keyword(1) RSA cryptographic
Keyword(2) reconfigurable processor
Keyword(3) long bit-width operation
1st Author's Name Takatoshi TAMAOKI
1st Author's Affiliation Graduate School of Information Sciences, Hiroshima City University()
2nd Author's Name Kazuya TANIGAWA
2nd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
3rd Author's Name Tetsuo HIRONAKA
3rd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
Date 2010-09-16
Paper # RECONF2010-22
Volume (vol) vol.110
Number (no) 204
Page pp.pp.-
#Pages 6
Date of Issue