| Presentation | 2010-10-19 Measurement of Memory Address Dependence of Access Time of Josephson-CMOS Hybrid Memories Kenta YAGUCHI, Keita KUWABARA, Hyunjoo JIN, Yuki YAMANASHI, Nobuyuki YOSHIKAWA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We have been developing a Josephson-CMOS hybrid memory, which enables sub-nanosecond access time. In our previous study, we obtained the access time of about 1.38ns for particular memory address in a 64kbit hybrid memory system. In this study, we implemented a hybrid memory with a bit-serial input port for the memory address using SFQ circuits in order to measure the access time of arbitrary memory address. We designed a 64kbit hybrid memory system using a 0.18μm CMOS process and ISTEC 2.5kA/cm^2 Nb process. The access time was measured directly by an SFQ time-to-digital converter. We measured the access time of the hybrid memory for seven different addresses. Measured access times were ranging from 1.43 to 1.47ns depending on the position in the memory cell array. The results agree well with the simulation results taking account the wire delay of the memory system. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | superconducting integrated circuits / SFQ circuits / CMOS circuits / memory / access time |
| Paper # | SCE2010-35 |
| Date of Issue |
| Conference Information | |
| Committee | SCE |
|---|---|
| Conference Date | 2010/10/12(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Superconductive Electronics (SCE) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Measurement of Memory Address Dependence of Access Time of Josephson-CMOS Hybrid Memories |
| Sub Title (in English) | |
| Keyword(1) | superconducting integrated circuits |
| Keyword(2) | SFQ circuits |
| Keyword(3) | CMOS circuits |
| Keyword(4) | memory |
| Keyword(5) | access time |
| 1st Author's Name | Kenta YAGUCHI |
| 1st Author's Affiliation | Faculty of Engineering, Yokohama National University() |
| 2nd Author's Name | Keita KUWABARA |
| 2nd Author's Affiliation | Faculty of Engineering, Yokohama National University |
| 3rd Author's Name | Hyunjoo JIN |
| 3rd Author's Affiliation | Faculty of Engineering, Yokohama National University |
| 4th Author's Name | Yuki YAMANASHI |
| 4th Author's Affiliation | Faculty of Engineering, Yokohama National University |
| 5th Author's Name | Nobuyuki YOSHIKAWA |
| 5th Author's Affiliation | Faculty of Engineering, Yokohama National University |
| Date | 2010-10-19 |
| Paper # | SCE2010-35 |
| Volume (vol) | vol.110 |
| Number (no) | 235 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |