| Presentation | 2010-07-22 Digital Calibration and Correction Methods for CMOS-ADCs Shiro Dosho, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Along with miniaturization of CMOS-LSIs, control methods in the LSIs have been highly developed. The most predominant method is to make observed values digitized as in early stage as possible, and to use digital control methods. Thus many kinds of analog-to-digital converters (ADCs) have been developed such as temperature, time, delay and frequency converters. ADCs are the easiest circuit to introduce digital correction methods because the outputs of these are digital. All sorts of calibration methods were developed and the calibration drastically improved figure of merits by alleviating margins for device variations. These calibration and correction not only overcome circuit's weak points but also gives chance us to develop quite new circuit topologies and systems. In this paper, several techniques of digital calibration and correction for major analog to digital converter are described, such as pipelined ADC, delta-sigma ADC and successive approximation ADC. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Analog Circuits / Moore's Law / high performance / system LSIs / Miniaturization |
| Paper # | ICD2010-25 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2010/7/15(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Digital Calibration and Correction Methods for CMOS-ADCs |
| Sub Title (in English) | |
| Keyword(1) | Analog Circuits |
| Keyword(2) | Moore's Law |
| Keyword(3) | high performance |
| Keyword(4) | system LSIs |
| Keyword(5) | Miniaturization |
| 1st Author's Name | Shiro Dosho |
| 1st Author's Affiliation | Panasonic Corporation System LSI Technology Development Center() |
| Date | 2010-07-22 |
| Paper # | ICD2010-25 |
| Volume (vol) | vol.110 |
| Number (no) | 140 |
| Page | pp.pp.- |
| #Pages | 10 |
| Date of Issue | |