Presentation 2010-01-18
A study of the timing mechanism in a cerebellar network model implemented on FPGA
Kanako MATSUNO, Takeru HONDA, Hideaki MANABE, Shigeru TANAKA, Tetsuro NISHINO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A cerebellar network model has been proposed previously, in which the passage of time can be represented based on the non-recurrence of a temporal sequence of active granule cell populations. In this study. we modified this model for its implementation on FPGA. a type of Field Programmable LSI. The dynamics of the modified model showed that a sequence of active cell populations changed to another for a change of external stimuli. After learning of several timings for each of different external stimuli, the model represented all the timings without additional memory devices. We also designed a practical circuit for the model on FPGA and found that the circuit can work on a real time basis using a commercially available FPGA.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) hardware / LSI / cerebellum / learning timing / neural network
Paper # NC2009-72
Date of Issue

Conference Information
Committee NC
Conference Date 2010/1/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Neurocomputing (NC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A study of the timing mechanism in a cerebellar network model implemented on FPGA
Sub Title (in English)
Keyword(1) hardware
Keyword(2) LSI
Keyword(3) cerebellum
Keyword(4) learning timing
Keyword(5) neural network
1st Author's Name Kanako MATSUNO
1st Author's Affiliation Graduate school of Electro-Communications, The University of Electro-Communications()
2nd Author's Name Takeru HONDA
2nd Author's Affiliation Graduate school of Electro-Communications, The University of Electro-Communications:RIKEN Brain Science Institute
3rd Author's Name Hideaki MANABE
3rd Author's Affiliation Graduate school of Electro-Communications, The University of Electro-Communications
4th Author's Name Shigeru TANAKA
4th Author's Affiliation Faculty of Electro-Communications, The University of Electro-Communications:RIKEN Brain Science Institute
5th Author's Name Tetsuro NISHINO
5th Author's Affiliation Faculty of Electro-Communications, The University of Electro-Communications
Date 2010-01-18
Paper # NC2009-72
Volume (vol) vol.109
Number (no) 363
Page pp.pp.-
#Pages 6
Date of Issue