| Presentation | 2010-01-27 Compensation method for photodiode characteristics variation using an analog configuration context Yuji AOYAMA, Minoru WATANABE, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Recently, various fast reconfigurable devices have been developed. Among such researches, we have been developing optically reconfigurable gate arrays (ORGAs) that can be reconfigured with optical components in a perfectly parallel. Up to now, we have proposed a dynamic optically reconfigurable architecture that uses photodiodes as dynamic memory to store a configuration context and perfectly removes static configuration memory. However, a VLSI of the dynamic optically reconfigurable architecture has a lot of photodiodes and its outputs are directly connected to programming points of a programmable gate array. So, such photodiode characteristics variation and optical component variation cause collisions of circuit-outputs. Therefore, this paper proposes a compensation method for photodiode characteristics variation using an analog configuration context. Also, this paper presents experimental results to confirm its availability. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | FPGAs / Optically Reconfigurable Gate Arrays (ORGAs) / Optical bus / Holographic memories |
| Paper # | VLD2009-97,CPSY2009-79,RECONF2009-82 |
| Date of Issue |
| Conference Information | |
| Committee | VLD |
|---|---|
| Conference Date | 2010/1/19(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | VLSI Design Technologies (VLD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Compensation method for photodiode characteristics variation using an analog configuration context |
| Sub Title (in English) | |
| Keyword(1) | FPGAs |
| Keyword(2) | Optically Reconfigurable Gate Arrays (ORGAs) |
| Keyword(3) | Optical bus |
| Keyword(4) | Holographic memories |
| 1st Author's Name | Yuji AOYAMA |
| 1st Author's Affiliation | Faculty of Engineering, Shizuoka University() |
| 2nd Author's Name | Minoru WATANABE |
| 2nd Author's Affiliation | Faculty of Engineering, Shizuoka University |
| Date | 2010-01-27 |
| Paper # | VLD2009-97,CPSY2009-79,RECONF2009-82 |
| Volume (vol) | vol.109 |
| Number (no) | 393 |
| Page | pp.pp.- |
| #Pages | 4 |
| Date of Issue | |