| Presentation | 2010-01-27 Fault Recovery Technique for Softcore Processor using Partial Reconfiguration Yoshihiro ICHINOMIYA, Shiro TANOUE, Motoki AMAGASAKI, Morihiro KUGA, Toshinori SUEYOSHI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper presents a technique for ensuring reliable softcore processor implemented on SRAM-based Field Programmable Gate Arrays (FPGAs). Although FPGA is easy to be attacked by Single Event Upsets (SEUs), it can clear these errors due to its reconfigurability. The circuit failure induced by SEU is able to mitigate and recover using Triple Modular Redundancy and Partial Reconfiguration. However, the reliability of the sequential circuit, such as processor, is not ensured only by these techniques, because the reconfiguration resets the states. We propose the synchronization technique after partial reconfiguration using a interrupt process. Additionally,. we implement the Error Correcting Code to local memory to keep its reliability. Proposed system accomplish synchronization process only 6 μs time overhead. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | TMR / Partial Reconfiguration / synchronization process / SEU / reliability / ECC |
| Paper # | VLD2009-94,CPSY2009-76,RECONF2009-79 |
| Date of Issue |
| Conference Information | |
| Committee | VLD |
|---|---|
| Conference Date | 2010/1/19(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | VLSI Design Technologies (VLD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Fault Recovery Technique for Softcore Processor using Partial Reconfiguration |
| Sub Title (in English) | |
| Keyword(1) | TMR |
| Keyword(2) | Partial Reconfiguration |
| Keyword(3) | synchronization process |
| Keyword(4) | SEU |
| Keyword(5) | reliability |
| Keyword(6) | ECC |
| 1st Author's Name | Yoshihiro ICHINOMIYA |
| 1st Author's Affiliation | Graduate School of Science and Technology, Kumamoto University() |
| 2nd Author's Name | Shiro TANOUE |
| 2nd Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 3rd Author's Name | Motoki AMAGASAKI |
| 3rd Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 4th Author's Name | Morihiro KUGA |
| 4th Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 5th Author's Name | Toshinori SUEYOSHI |
| 5th Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| Date | 2010-01-27 |
| Paper # | VLD2009-94,CPSY2009-76,RECONF2009-79 |
| Volume (vol) | vol.109 |
| Number (no) | 393 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |