Presentation 2010-01-27
An efficient hardware-oriented algorithm for regular expression matching based on parallel bit-distribution
Yusaku KANETA, Shingo YOSHIZAWA, Shin-ichi MINATO, Hiroki ARIMURA, Yoshikazu MIYANAGA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we study the regular expression matching problem for fast data stream processing. We present an efficient algorithm for based on new bit-parallel methods, called parallel scatter and gather exploiting bit-parallelism in a computer word. Finally, we show an architecture for a hardware implementation of our algorithm. The architecture can change its regular expression patterns on-the-fly without expensive reconfiguration.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Bit-Parallel algorithm / Regular expression / Pattern matching / Hardware algorithm
Paper # VLD2009-90,CPSY2009-72,RECONF2009-75
Date of Issue

Conference Information
Committee VLD
Conference Date 2010/1/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An efficient hardware-oriented algorithm for regular expression matching based on parallel bit-distribution
Sub Title (in English)
Keyword(1) Bit-Parallel algorithm
Keyword(2) Regular expression
Keyword(3) Pattern matching
Keyword(4) Hardware algorithm
1st Author's Name Yusaku KANETA
1st Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University()
2nd Author's Name Shingo YOSHIZAWA
2nd Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
3rd Author's Name Shin-ichi MINATO
3rd Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
4th Author's Name Hiroki ARIMURA
4th Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
5th Author's Name Yoshikazu MIYANAGA
5th Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
Date 2010-01-27
Paper # VLD2009-90,CPSY2009-72,RECONF2009-75
Volume (vol) vol.109
Number (no) 393
Page pp.pp.-
#Pages 6
Date of Issue