Presentation 2009-12-14
Development of a Stream Cipher Engine Chip
Takumi ISHIHARA, Harunobu UCHIUMI, Yusuke Osumi, Masa-aki FUKASE, Tomoaki SATO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) One of crucial points for next generation ubiquitous network is to keep the temporary security without relying on permanent network infrastructure. Considering a practical solution of ubiquitous security is a safety aware high-performed single chip processor, the authors have exploited a multimedia stream cipher engine and its VLSI chip implementation by using standard cell CMOS chips. In order to keep security, usability, speed, and power consciousness, the stream cipher engine takes a compact multicore architecture. Each core implements a double cipher scheme that covers RAC (random addressing cryptography) and data sealing. This article describes scheme for further improving the stream cipher engine in view of the cipher streaming of massive quantity of multimedia data.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CMOS / standard cell / chip / stream cipher / VLSI
Paper # ICD2009-94
Date of Issue

Conference Information
Committee ICD
Conference Date 2009/12/7(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Development of a Stream Cipher Engine Chip
Sub Title (in English)
Keyword(1) CMOS
Keyword(2) standard cell
Keyword(3) chip
Keyword(4) stream cipher
Keyword(5) VLSI
1st Author's Name Takumi ISHIHARA
1st Author's Affiliation Faculty of Science and Technology()
2nd Author's Name Harunobu UCHIUMI
2nd Author's Affiliation Faculty of Science and Technology, Hirosaki University
3rd Author's Name Yusuke Osumi
3rd Author's Affiliation Faculty of Science and Technology, Hirosaki University
4th Author's Name Masa-aki FUKASE
4th Author's Affiliation Faculty of Science and Technology, Hirosaki University
5th Author's Name Tomoaki SATO
5th Author's Affiliation C&C Systems Center, Hirosaki University
Date 2009-12-14
Paper # ICD2009-94
Volume (vol) vol.109
Number (no) 336
Page pp.pp.-
#Pages 6
Date of Issue