| Presentation | 2010-05-14 GALS Design for Scalable Array Processors Operating on Multiple FPGAs Luzhou WANG, Kentaro SANO, Satoru YAMAMOTO, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | So far we have proposed systolic computational-memory(SCM)architecture for high-performance and scalable computation based on the finite difference methods. The SCM architecture has a completely parallel array structure to achieve scalable performance to the increased hardware resources of a multi-FPGA system. The problem is that real-world implementation requires globally asynchronous and locally synchronous(GALS)design for scalably operating over multiple FPGAs with different clock domains. This paper presents GALS design of SCM arrays(SCMA)for asynchronous communication and a stall mechanism to guarantee the data synchronization among processing elements of different clock domains. Prototype implementation with ALTERA Stratix III FPGAs shows that the proposed design does not give a big overhead in operating frequency and hardware resource utilization. We also evaluate the scalability of the SCMA over multiple FPGAs considering actual stall cycles. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | custom computing machines / difference scheme / FPGA / GALS |
| Paper # | RECONF2010-13 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2010/5/6(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | GALS Design for Scalable Array Processors Operating on Multiple FPGAs |
| Sub Title (in English) | |
| Keyword(1) | custom computing machines |
| Keyword(2) | difference scheme |
| Keyword(3) | FPGA |
| Keyword(4) | GALS |
| 1st Author's Name | Luzhou WANG |
| 1st Author's Affiliation | Graduate School of Information Sciences, Tohoku University() |
| 2nd Author's Name | Kentaro SANO |
| 2nd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| 3rd Author's Name | Satoru YAMAMOTO |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| Date | 2010-05-14 |
| Paper # | RECONF2010-13 |
| Volume (vol) | vol.110 |
| Number (no) | 32 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |