| Presentation | 2010-01-27 Architecture of a Low-Power FPGA Based on Self-Adaptive Voltage Control Shota ISHIHARA, Zhengfan XIA, Masanori HARIYAMA, Michitaka KAMEYAMA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper presents a low-power FPGA with multiple supply voltages. In the proposed FPGA, the supply voltage of each logic block is self-adaptive to the workload, data path and temperature to minimize the power consumption without system performance degradation. In the self-adaptive voltage control scheme, features of the asynchronous architecture are exploited. The data arrival in the asynchronous architecture can be easily detected by detecting the change of the data's phase. By exploiting this feature, the critical path can be detected in real time. Logic blocks on the non-critical path are autonomously switched to a lower supply voltage to reduce the power consumption. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Reconfigurable VLSI / Multiple voltage control / Dynamic voltage and frequency scaling / Asynchronous architecture |
| Paper # | VLD2009-84,CPSY2009-66,RECONF2009-69 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2010/1/19(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Architecture of a Low-Power FPGA Based on Self-Adaptive Voltage Control |
| Sub Title (in English) | |
| Keyword(1) | Reconfigurable VLSI |
| Keyword(2) | Multiple voltage control |
| Keyword(3) | Dynamic voltage and frequency scaling |
| Keyword(4) | Asynchronous architecture |
| 1st Author's Name | Shota ISHIHARA |
| 1st Author's Affiliation | Graduate School of Information Sciences, Tohoku University() |
| 2nd Author's Name | Zhengfan XIA |
| 2nd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| 3rd Author's Name | Masanori HARIYAMA |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| 4th Author's Name | Michitaka KAMEYAMA |
| 4th Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| Date | 2010-01-27 |
| Paper # | VLD2009-84,CPSY2009-66,RECONF2009-69 |
| Volume (vol) | vol.109 |
| Number (no) | 395 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |