Presentation 2009-12-03
Evaluation of CryptMT steam cipher implemented on FPGA
Naoko YAMADA, Atsunori SAKURAI, Keisuke IWAI, Takakazu KUROKAWA, Hideharu AMANO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A new streaming encryption scheme: CryptMT which applied to the next generation European encryption competition eSTREAM is implemented on an FPGA, and its performance is evaluated. Two methods: using software on an embedded processor and fully hardwired logic designed using Verilog-HDL. In hard-wired logic, Linear Feedback Shift Register(LFSR)used in Mother Generator for pseudo random number generation is one of important component. Here, three LFSRs: using 128bit register, 128bit memory, and 32bit memory are designed and evaluated. Although the software on an embedded processor is easy to be implemented, the total hardware amount becomes large. Three LFSRs in hard-wired logic implementation have individual benefits: LSFR with 128bit register is high speed, high area efficiency is achieved using 128bit memory, and the total amount of circuits can be minimized by using 32bit memory. Various types of CryptMT tried in the paper are useful for applications with various requirements.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) stream cipher / eSTREAM / CryptMT v3
Paper # RECONF2009-47
Date of Issue

Conference Information
Committee RECONF
Conference Date 2009/11/26(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Evaluation of CryptMT steam cipher implemented on FPGA
Sub Title (in English)
Keyword(1) stream cipher
Keyword(2) eSTREAM
Keyword(3) CryptMT v3
1st Author's Name Naoko YAMADA
1st Author's Affiliation Faculty of Science and Technology, Keio University()
2nd Author's Name Atsunori SAKURAI
2nd Author's Affiliation Department of Computer Science, National Defense Academy
3rd Author's Name Keisuke IWAI
3rd Author's Affiliation Department of Computer Science, National Defense Academy
4th Author's Name Takakazu KUROKAWA
4th Author's Affiliation Department of Computer Science, National Defense Academy
5th Author's Name Hideharu AMANO
5th Author's Affiliation Faculty of Science and Technology, Keio University
Date 2009-12-03
Paper # RECONF2009-47
Volume (vol) vol.109
Number (no) 320
Page pp.pp.-
#Pages 6
Date of Issue