Presentation 2010-06-10
LSI Design of a Pipelined MMSE Detector Using Strassen Algorithm for 8x8 MIMO-OFDM Receiver
Daisuke NAKAGAWA, Shingo YOSHIZAWA, Yoshikazu MIYANAGA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This report presents a piplined MMSE detection using Strassen's algorithms of matrix inversion and multiplication in a 8x8 MIMO-OFDM. MIMO detection imposes a real-time operation on the detection of each subcarrier. 4x4 MIMO detector using linear detector, ordered successive interference cancellation have been presented. But it is required to use more large MIMO channel matrix in cases of increase space stream number because of realization of a high-speed wireless communication. The proposed circuit achieve reduction of circuit area using conjugate symmetry of matrix and simplification of data bus description for System Verilog. The designed circuit has been implemented to a 90-nm CMOS process and evaluated in processing latency, circuit area, and power consumption.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MIMO-OFDM / MIMO Decoder / MMSE Detection / VLSI Architecture
Paper # SIS2010-4
Date of Issue

Conference Information
Committee SIS
Conference Date 2010/6/3(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Smart Info-Media Systems (SIS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) LSI Design of a Pipelined MMSE Detector Using Strassen Algorithm for 8x8 MIMO-OFDM Receiver
Sub Title (in English)
Keyword(1) MIMO-OFDM
Keyword(2) MIMO Decoder
Keyword(3) MMSE Detection
Keyword(4) VLSI Architecture
1st Author's Name Daisuke NAKAGAWA
1st Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University()
2nd Author's Name Shingo YOSHIZAWA
2nd Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
3rd Author's Name Yoshikazu MIYANAGA
3rd Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
Date 2010-06-10
Paper # SIS2010-4
Volume (vol) vol.110
Number (no) 74
Page pp.pp.-
#Pages 6
Date of Issue