| Presentation | 2010-06-22 A simplified Lattice Structure of Two Dimensional Generalized Lapped Orthogonal Transform Taichi YOSHIDA, Masaaki IKEHARA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this report, we propose a novel lattice structure of two dimensional (2D) nonseparable linear-phase paraunitary filter banks (LPPUFBs) called as 2D GenLOT. Muramatsu et al. have proposed a lattice structure of 2D nonseparable LPPUFBs which have efficient frequency responses. However, the conventional lattice structure is redundant and needs additional implementation costs. By removing the redundancy, we derive a new lattice structure. Although our proposed 2D nonseparable LPPUFB has comparable frequency responses with conventional one, it can save design parameters and computational costs. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | two dimensional nonseparable filter banks / paraunitary / linear-phase |
| Paper # | CAS2010-29,VLD2010-39,SIP2010-50,CST2010-29 |
| Date of Issue |
| Conference Information | |
| Committee | VLD |
|---|---|
| Conference Date | 2010/6/14(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | VLSI Design Technologies (VLD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A simplified Lattice Structure of Two Dimensional Generalized Lapped Orthogonal Transform |
| Sub Title (in English) | |
| Keyword(1) | two dimensional nonseparable filter banks |
| Keyword(2) | paraunitary |
| Keyword(3) | linear-phase |
| 1st Author's Name | Taichi YOSHIDA |
| 1st Author's Affiliation | Department of Electronics and Erectrical Engineering, Keio University() |
| 2nd Author's Name | Masaaki IKEHARA |
| 2nd Author's Affiliation | Department of Electronics and Erectrical Engineering, Keio University |
| Date | 2010-06-22 |
| Paper # | CAS2010-29,VLD2010-39,SIP2010-50,CST2010-29 |
| Volume (vol) | vol.110 |
| Number (no) | 87 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |