Presentation 2010-06-21
Differential Behavior Equivalent Classes of Shift Register Equivalents for Secure Scan Design
Katsuya FUJIWARA, Hideo FUJIWARA, Hideo TAMAMOTO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) It is important to find an efficient design-for-testability methodology that satisfies both security and testability though there exists an inherent contradiction between security and testability for digital circuits. The authors reported a secure and testable scan design approach by using extended shift registers that are functionally equivalent but not structurally equivalent to shift registers [11], and clarified each cardinality of several classes of shift register equivalents (SR-equivalents) as well as the whole class of SR-equivalents [12,13]. A new concept of differential behavior equivalent relation for extended shift registers is introduced in this paper. The structures of equivalent classes for several types of extended scan circuits are analyzed and their numbers of equivalent classes and their cardinalities are derived.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Design for Testability / Secure Scan / Shift Register Equivalent / Differential Behavior / Equivalent Class
Paper # CAS2010-6,VLD2010-16,SIP2010-27,CST2010-6
Date of Issue

Conference Information
Committee VLD
Conference Date 2010/6/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Differential Behavior Equivalent Classes of Shift Register Equivalents for Secure Scan Design
Sub Title (in English)
Keyword(1) Design for Testability
Keyword(2) Secure Scan
Keyword(3) Shift Register Equivalent
Keyword(4) Differential Behavior
Keyword(5) Equivalent Class
1st Author's Name Katsuya FUJIWARA
1st Author's Affiliation Department of Computer Science and Engineering, Akita University()
2nd Author's Name Hideo FUJIWARA
2nd Author's Affiliation Graduate School of Information Science, Nara Institute of Science and Technology
3rd Author's Name Hideo TAMAMOTO
3rd Author's Affiliation Department of Computer Science and Engineering, Akita University
Date 2010-06-21
Paper # CAS2010-6,VLD2010-16,SIP2010-27,CST2010-6
Volume (vol) vol.110
Number (no) 87
Page pp.pp.-
#Pages 6
Date of Issue