Presentation 2010-05-21
Implementation and Evaluation of a Low-Power TCP/IP Offload Engine for 1 Gbps Ethernet
Shingo TANAKA, Takahiro YAMAURA, Nobuhiko SUGASAWA, Yoshimichi TANIZAWA, Kensaku YAMAGUCHI, Naohisa SHIBUYA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In recent years, an increasingly large amount of high-definition video is being streamed over various networks such as the Internet. TCP/IP is commonly used as a standard communication protocol on those networks, and most of the time the protocol is processed by CPUs. However, the higher CPU processing power needed in order to handle the large amount of data being carried by video streams, etc., has been causing several issues such as higher required operating frequency and/or increased power consumption, especially in embedded systems. In order to solve these issues, we have designed and implemented a hardware-based TCP/IP offload engine, called NPEngine^. Compared to a conventional embedded CPU, NPEngine^ achieves about 80 times higher throughput at the same operating frequency, and 22 to 28 times higher throughput at the same power consumption. In this paper, we describe NPEngine^ focusing on its key design aspects (hybrid processing, direct data transfer and pipelined processing), and its performance evaluation results.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) TCP/IP / Offload Engine / Dedicated Circuit / Accelerator / FPGA
Paper # NS2010-25
Date of Issue

Conference Information
Committee NS
Conference Date 2010/5/13(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Network Systems(NS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Implementation and Evaluation of a Low-Power TCP/IP Offload Engine for 1 Gbps Ethernet
Sub Title (in English)
Keyword(1) TCP/IP
Keyword(2) Offload Engine
Keyword(3) Dedicated Circuit
Keyword(4) Accelerator
Keyword(5) FPGA
1st Author's Name Shingo TANAKA
1st Author's Affiliation Network System Laboratory, Corporate Research & Development Center, TOSHIBA Corporation()
2nd Author's Name Takahiro YAMAURA
2nd Author's Affiliation Network System Laboratory, Corporate Research & Development Center, TOSHIBA Corporation
3rd Author's Name Nobuhiko SUGASAWA
3rd Author's Affiliation Network System Laboratory, Corporate Research & Development Center, TOSHIBA Corporation
4th Author's Name Yoshimichi TANIZAWA
4th Author's Affiliation Network System Laboratory, Corporate Research & Development Center, TOSHIBA Corporation
5th Author's Name Kensaku YAMAGUCHI
5th Author's Affiliation Network System Laboratory, Corporate Research & Development Center, TOSHIBA Corporation
6th Author's Name Naohisa SHIBUYA
6th Author's Affiliation Network System Laboratory, Corporate Research & Development Center, TOSHIBA Corporation
Date 2010-05-21
Paper # NS2010-25
Volume (vol) vol.110
Number (no) 39
Page pp.pp.-
#Pages 6
Date of Issue