| Presentation | 2009-11-20 Performance Evaluation of An On/Off Link Activation Method for Multi-path Ethernet Yuya YABE, Hiroki MATSUTANI, Michihiro KOIBUCHI, Hideharu AMANO, Takafumi WATANABE, Masahiro NAKAO, Tomoyuki HIROYASU, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Performance improvement and the reduction of power consumption are required to modern PC clusters. However, power consumption of interconnects is increased as the link bandwidth is increased in PC clusters. In this paper, we propose an on/off link activation method using the information of the traffic load, in order to reduce the power consumptionn of a layer-2 Ethernet switch used in PC clusters. The proposed method renewed a path without creating broadcast storms on various topologies that include loops, and the proposed method has advantages in both simple host configuration and high portability using the VLAN routing method, Evaluation results using NAS Parallel Benchmarks show that the proposed method reduces the power consumption of switches by up to 29% without performance degradation. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Ethernet / interconnects / low-power technique / PC clusters |
| Paper # | CPSY2009-39 |
| Date of Issue |
| Conference Information | |
| Committee | CPSY |
|---|---|
| Conference Date | 2009/11/13(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Computer Systems (CPSY) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Performance Evaluation of An On/Off Link Activation Method for Multi-path Ethernet |
| Sub Title (in English) | |
| Keyword(1) | Ethernet |
| Keyword(2) | interconnects |
| Keyword(3) | low-power technique |
| Keyword(4) | PC clusters |
| 1st Author's Name | Yuya YABE |
| 1st Author's Affiliation | Keio University() |
| 2nd Author's Name | Hiroki MATSUTANI |
| 2nd Author's Affiliation | Graduate School of Information Science and Technology, The University of Tokyo |
| 3rd Author's Name | Michihiro KOIBUCHI |
| 3rd Author's Affiliation | National Institute of Informatics:JST |
| 4th Author's Name | Hideharu AMANO |
| 4th Author's Affiliation | Keio University:National Institute of Informatics:JST |
| 5th Author's Name | Takafumi WATANABE |
| 5th Author's Affiliation | Internet Initiative Japan, Inc. |
| 6th Author's Name | Masahiro NAKAO |
| 6th Author's Affiliation | Doshisha University |
| 7th Author's Name | Tomoyuki HIROYASU |
| 7th Author's Affiliation | Doshisha University |
| Date | 2009-11-20 |
| Paper # | CPSY2009-39 |
| Volume (vol) | vol.109 |
| Number (no) | 296 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |