Presentation 2009-07-16
49mW 5Gbps CMOS 60GHz Pulse Receiver for Wireless Communication
Ahmet ONCU, Minoru FUJISHIMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A 5Gbps CMOS receiver for 60GHz impulse radio is realized. It contains a fully differential envelope detector for differential inputs, a current mode offset canceller for robustness against a PVT variations, and a high-speed comparator with hysteresis for noise immunity. The receiver is fabricated with 90nm CMOS process with a size of 950μm□750μm. The total power consumption of the receiver is 49mW at 5Gbps.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CMOS / 60GHz / Pulse Receiver / Gbps / Wireless Communication
Paper # SDM2009-99,ICD2009-15
Date of Issue

Conference Information
Committee SDM
Conference Date 2009/7/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Silicon Device and Materials (SDM)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) 49mW 5Gbps CMOS 60GHz Pulse Receiver for Wireless Communication
Sub Title (in English)
Keyword(1) CMOS
Keyword(2) 60GHz
Keyword(3) Pulse Receiver
Keyword(4) Gbps
Keyword(5) Wireless Communication
1st Author's Name Ahmet ONCU
1st Author's Affiliation School of Engineering, The University of Tokyo()
2nd Author's Name Minoru FUJISHIMA
2nd Author's Affiliation School of Engineering, The University of Tokyo
Date 2009-07-16
Paper # SDM2009-99,ICD2009-15
Volume (vol) vol.109
Number (no) 133
Page pp.pp.-
#Pages 4
Date of Issue