| Presentation | 2009-09-18 A Study of Topology-adaptive Network-on-Chip for Many-Core SoC Hiroshi KADOTA, Akiyoshi WAKATANI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We have proposed the NoC with adaptable structure between the pure torus and the non-blocking-network and torus mixed structure, to support two types of data-transfer patterns, local and global in fine balances of delay and power dissipation. As non-blocking network we adopt the crossbar subnetwork implemented with 4:1 mutiplexers. 256 nodes are divided into 16 blocks. In the mixed network structure, each block is configured with 16-node crossbar subnetwork. Using network simulators with detailed model description for each structure, we have studied the data-transfer operations. Comparing the two types of network structures, the mixed network has the smaller latency in low throughput condition, however, it degrades rapidly according to the throughput increase, and in the high throughput condition near the bisectional bandwidth, the pure torus has the smaller latency, contrarily. In the implementation of crossbar rapid routing and flow-control, one of the key issues is the priority circuits, which will be also discussed briefly. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Network-on-Chip / Torus Network / Crossbar Network / Network Topology / Network Bandwidth |
| Paper # | RECONF2009-33 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2009/9/10(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Study of Topology-adaptive Network-on-Chip for Many-Core SoC |
| Sub Title (in English) | |
| Keyword(1) | Network-on-Chip |
| Keyword(2) | Torus Network |
| Keyword(3) | Crossbar Network |
| Keyword(4) | Network Topology |
| Keyword(5) | Network Bandwidth |
| 1st Author's Name | Hiroshi KADOTA |
| 1st Author's Affiliation | Faculty of Design, Kyushu University() |
| 2nd Author's Name | Akiyoshi WAKATANI |
| 2nd Author's Affiliation | Faculty of Intelligence and Informatics, Konan University |
| Date | 2009-09-18 |
| Paper # | RECONF2009-33 |
| Volume (vol) | vol.109 |
| Number (no) | 198 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |