Presentation 2009-09-17
An analysis of frequency in the use LUT logic functions based on P-equivalence class
Masaki SHINTANI, Kota KATO, Motoki AMAGASAKI, Masahiro IIDA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Look-up table (LUT) has many SRAM and multiplexers, and you can implement any logic function to LUTs if the number of its input signals do not exceed the number of input ports. In other words, it may safely be said that LUT is the perfect logic cell which have ability to represent any logics. But, there might be the logic cell which are fewer than the number of both SRAMs and transistors of LUT. In this paper, we investigate the usage of logic functions by analyzing several benchmarks in order to develop an efficient logic cells. We consider the point that belong to P-equivalence class if permuting some of the input variables of function g1 derives function g2 from g1. As a result, the number of logic functions in P-equivalence class is decreased about 60% compared with all used logic functions.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / LUT / P-equivalence class
Paper # RECONF2009-24
Date of Issue

Conference Information
Committee RECONF
Conference Date 2009/9/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An analysis of frequency in the use LUT logic functions based on P-equivalence class
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) LUT
Keyword(3) P-equivalence class
1st Author's Name Masaki SHINTANI
1st Author's Affiliation Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Kota KATO
2nd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Motoki AMAGASAKI
3rd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
4th Author's Name Masahiro IIDA
4th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
5th Author's Name Toshinori SUEYOSHI
5th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
Date 2009-09-17
Paper # RECONF2009-24
Volume (vol) vol.109
Number (no) 198
Page pp.pp.-
#Pages 6
Date of Issue