| Presentation | 2009-09-17 Low-power oriented clustering and placement tools using routability for FPGAs Shinya IMAIZUMI, Masahiro IIDA, Toshinori SUEYOSHI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Power consumption of Field Programmable Gate Arrays (FPGAs) is larger than Application Specific Integrated Circuits (ASICs) in a same circuit generally. Since routing resources consume many power in FPGA, reducing routing resources is crucial to reduce total power consumption. In this paper, we propose a clustering and placement tool using the routability of circuit to resolve this problem in Electric Design Automation (EDA) technologies. We focus on the number of connections between clusters. If the number of connections between clusters is reduced, clusters are placed close together and the amount of routing resource required to route a circuit is reduced consequently, so the routability improve. Our clustering tool reduces the number of connections between clusters and our placement tool places the clusters close together. As a result the average power consumption is decreased by 13% compare with the traditional method. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | clustering / placement / low-power / routability / cluster-based FPGA |
| Paper # | RECONF2009-23 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2009/9/10(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Low-power oriented clustering and placement tools using routability for FPGAs |
| Sub Title (in English) | |
| Keyword(1) | clustering |
| Keyword(2) | placement |
| Keyword(3) | low-power |
| Keyword(4) | routability |
| Keyword(5) | cluster-based FPGA |
| 1st Author's Name | Shinya IMAIZUMI |
| 1st Author's Affiliation | Graduate School of Science and Technology, Kumamoto University() |
| 2nd Author's Name | Masahiro IIDA |
| 2nd Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| 3rd Author's Name | Toshinori SUEYOSHI |
| 3rd Author's Affiliation | Graduate School of Science and Technology, Kumamoto University |
| Date | 2009-09-17 |
| Paper # | RECONF2009-23 |
| Volume (vol) | vol.109 |
| Number (no) | 198 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |