| Presentation | 2009-04-21 Highly Reliable Sequential Circuits Considering Multiple Simultaneous Transient Faults Hideo KOHINATA, Kohei MARUMOTO, Masayuki ARAI, Satoshi FUKUMOTO, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper proposes a novel technique to improve the reliability of sequential circuits. The proposed technique adopts the space-time redundancy which improves the reliability to multiple transient faults. The supposed fault model for this technique is the one in which multiple flip-flop circuits receive wrong data due to noise through signal lines of combinational circuits. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Transient fault / Sequential circuits |
| Paper # | CPSY2009-1,DC2009-1 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2009/4/14(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Highly Reliable Sequential Circuits Considering Multiple Simultaneous Transient Faults |
| Sub Title (in English) | |
| Keyword(1) | Transient fault |
| Keyword(2) | Sequential circuits |
| 1st Author's Name | Hideo KOHINATA |
| 1st Author's Affiliation | Graduate School of Engneering, Tokyo Metropolitan University() |
| 2nd Author's Name | Kohei MARUMOTO |
| 2nd Author's Affiliation | Graduate School of System Design, Tokyo Metropolitan University |
| 3rd Author's Name | Masayuki ARAI |
| 3rd Author's Affiliation | Graduate School of System Design, Tokyo Metropolitan University |
| 4th Author's Name | Satoshi FUKUMOTO |
| 4th Author's Affiliation | Graduate School of System Design, Tokyo Metropolitan University |
| Date | 2009-04-21 |
| Paper # | CPSY2009-1,DC2009-1 |
| Volume (vol) | vol.109 |
| Number (no) | 12 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |