Presentation 2009-01-14
Local Memory Management Scheme by a Compiler for Multicore Processor
Taku MOMOZONO, Hirofumi NAKANO, Masayoshi MASE, Keiji KIMURA, Hironori KASAHARA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a local memory management scheme for an automatic parallelizing compiler to realize effective use of a limited size of local memory. After the loop aligned decomposition and task scheduling considering data locality and parallelism, the compiler allocates data to the local memory effectively using the task scheduling result. This paper evaluates the proposed scheme on RP2 multicore for consumer electronics which has 8 SH4A processor cores. Each core integrates 32KB of local data memory and 64KB of distributed shared memory. As the results, the proposed scheme using 8 processors gives us about 6.20 times speedup for MPEG2 encoding program, 7.25 times speedup for AAC encoding program and 7.64 times speedup for susan against the sequential execution.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Multicore / Local Memory / Automatic Parallelizing Compiler / Local Memory Management
Paper # ICD2008-141
Date of Issue

Conference Information
Committee ICD
Conference Date 2009/1/6(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Local Memory Management Scheme by a Compiler for Multicore Processor
Sub Title (in English)
Keyword(1) Multicore
Keyword(2) Local Memory
Keyword(3) Automatic Parallelizing Compiler
Keyword(4) Local Memory Management
1st Author's Name Taku MOMOZONO
1st Author's Affiliation Department of Computer Science, Waseda University()
2nd Author's Name Hirofumi NAKANO
2nd Author's Affiliation Department of Computer Science, Waseda University
3rd Author's Name Masayoshi MASE
3rd Author's Affiliation Department of Computer Science, Waseda University
4th Author's Name Keiji KIMURA
4th Author's Affiliation Department of Computer Science, Waseda University
5th Author's Name Hironori KASAHARA
5th Author's Affiliation Department of Computer Science, Waseda University
Date 2009-01-14
Paper # ICD2008-141
Volume (vol) vol.108
Number (no) 375
Page pp.pp.-
#Pages 6
Date of Issue