| Presentation | 2009-01-23 A Hold Error Correction Method by Latch Based Design Yuichi NAKAMURA, Kazuyuki Suganami, Mitsuru Tagata, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper describes a hold error correction method by latch based design. According to process migration, the speed of transistors is going up. As a result, it is difficult to make reasonable delay gate for hold error correction which can recovers an incorrect action because of the small propagation delay between 2FFs. Currently, the area of delay gates is going to be increasing by the migration. We propose a hold error correction method by using a latch based design method which replaces 1FF to high and low latches, a latch insertion method and the combination of two methods. The proposed can be corrected circuits which have both small hold error and the large error. In the experimental results, we confirm in 200KTr. circuit that the proposed method can save 50% area of the hold error correction compared with the conventional buffer insertion method |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | VLSI / Logic Design / Hold error correction |
| Paper # | CAS2008-91,NLP2008-121 |
| Date of Issue |
| Conference Information | |
| Committee | CAS |
|---|---|
| Conference Date | 2009/1/15(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Circuits and Systems (CAS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Hold Error Correction Method by Latch Based Design |
| Sub Title (in English) | |
| Keyword(1) | VLSI |
| Keyword(2) | Logic Design |
| Keyword(3) | Hold error correction |
| 1st Author's Name | Yuichi NAKAMURA |
| 1st Author's Affiliation | System IP Core Labs, NEC Corp.() |
| 2nd Author's Name | Kazuyuki Suganami |
| 2nd Author's Affiliation | NEC Software Hokuriku |
| 3rd Author's Name | Mitsuru Tagata |
| 3rd Author's Affiliation | NEC Software Hokuriku |
| Date | 2009-01-23 |
| Paper # | CAS2008-91,NLP2008-121 |
| Volume (vol) | vol.108 |
| Number (no) | 388 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |