Presentation 2009/1/5
A Low Dynamic Power 90-nm CMOS Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling Scheme and Fast Motion Estimation Algorithm Called Adaptively Assigned Breaking-off Condition Search(International Workshop on Advanced Image Technology 2009)
Nobuaki Kobayashi, Tadayoshi Enomoto,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A 90-nm CMOS motion estimation(ME) processor was developed by employing dynamic voltage and frequency scaling (DVFS) to greatly reduce the dynamic power. To make full use of the advantages of DVFS, a fast ME algorithm and a small on-chip DC/DC converter were also developed. The fast ME algorithm can adaptively predict the optimum supply voltage (V_D) and the optimum clock frequency (f_c) before each block matching process starts. Power dissipation of the ME processor, which contained an absolute difference accumulator as well as the on-chip DC/DC converter and DVFS controller, was reduced to 31.5μW, which was only 2.8% that of a conventional ME processor.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) H.264 / motion estimation / DVFS / power dissipation / DC/DC converter / PLL clock driver
Paper # IE2008-180
Date of Issue

Conference Information
Committee IE
Conference Date 2009/1/5(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Image Engineering (IE)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Low Dynamic Power 90-nm CMOS Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling Scheme and Fast Motion Estimation Algorithm Called Adaptively Assigned Breaking-off Condition Search(International Workshop on Advanced Image Technology 2009)
Sub Title (in English)
Keyword(1) H.264
Keyword(2) motion estimation
Keyword(3) DVFS
Keyword(4) power dissipation
Keyword(5) DC/DC converter
Keyword(6) PLL clock driver
1st Author's Name Nobuaki Kobayashi
1st Author's Affiliation Chuo University, Graduate School of Science and Engineering Information and System Engineering Course()
2nd Author's Name Tadayoshi Enomoto
2nd Author's Affiliation Chuo University, Graduate School of Science and Engineering Information and System Engineering Course
Date 2009/1/5
Paper # IE2008-180
Volume (vol) vol.108
Number (no) 373
Page pp.pp.-
#Pages 4
Date of Issue