| Presentation | 2009-01-29 Circuit Partition Method with Time-mutiplexed I/O Tatsuki ISOMURA, Masato INAGI, Yasuhiro TAKASHIMA, Yuichi NAKAMURA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We propose a partition method to prototype a large scaled system with time-multiplexed I/Os. Recent prototyping of a large scaled system needs several FPGAs. In the prototyping, there is a severe issue that the number of I/Os on one FPGA is less than the number of signals to connect the multiple FPGAs. To solve the issue, a time-multiplexed I/O has been proposed. The time-multiplexed I/O is that a pin is divided into several time slots and shared by several signals. When the time-multiplexed I/O is utilized, the circuit partition and the signal selection to be time-multiplexed determine the speed of the prototype system. In the selection, signal lines on the long path between FFs tend to detoriate the system speed. In this paper, we propose a min-weight partition method in which each signal line on the longer path has large weight. We implement the proposed method on computer and confirm its performance. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Time-mutiplexed I/O / Multi-FPGA implementation / Min-weight partition / FF-FF Stage-number |
| Paper # | VLD2008-100,CPSY2008-62,RECONF2008-64 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2009/1/22(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Circuit Partition Method with Time-mutiplexed I/O |
| Sub Title (in English) | |
| Keyword(1) | Time-mutiplexed I/O |
| Keyword(2) | Multi-FPGA implementation |
| Keyword(3) | Min-weight partition |
| Keyword(4) | FF-FF Stage-number |
| 1st Author's Name | Tatsuki ISOMURA |
| 1st Author's Affiliation | Faculty of Environmental Engineering Department of Information and Media Scieneces The University of Kitakyushu() |
| 2nd Author's Name | Masato INAGI |
| 2nd Author's Affiliation | Graduate School of Information Sciences Department of Computer and Network Engineering Hiroshima City University |
| 3rd Author's Name | Yasuhiro TAKASHIMA |
| 3rd Author's Affiliation | Faculty of Environmental Engineering Department of Information and Media Scieneces The University of Kitakyushu |
| 4th Author's Name | Yuichi NAKAMURA |
| 4th Author's Affiliation | System IP Core Research Labs., NEC Corp. |
| Date | 2009-01-29 |
| Paper # | VLD2008-100,CPSY2008-62,RECONF2008-64 |
| Volume (vol) | vol.108 |
| Number (no) | 414 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |