Presentation 2008-11-17
A Study of Local Interconnect Architecture for Variable Grain Logic Cell
Kazuki INOUE, Motoki AMAGASAKI, Masahiro IIDA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Reconfigurable logic devices (RLDs) are classified as fine-grained or coarse-grained types on the basis of their basic logic cell architecture. In general, each architecture has its own advantages; therefore, it is difficult to achieve a balance between the operation speed and implementation area in various applications. In this study, we propose a variable grain logic cell (VGLC) architecture. Its key feature is the variable granularity that is a trade-off between the coarse-grained and fine-grained types required for the implementation arithmetic and random logic, respectively. In this paper, we propose local interconnect structure, which is a corssbar switching circuit, for the VGLC. In order to discuss the trade-off between circuit resources and flexibility, we proposed some types of structure, and evaluated them. As a result, we found that the low-flexibility local interconnect has same effects compared to high-flexbility one.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) reconfigurable logic device / coarse-grain / fine-grain / local interconnect
Paper # RECONF2008-42
Date of Issue

Conference Information
Committee RECONF
Conference Date 2008/11/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study of Local Interconnect Architecture for Variable Grain Logic Cell
Sub Title (in English)
Keyword(1) reconfigurable logic device
Keyword(2) coarse-grain
Keyword(3) fine-grain
Keyword(4) local interconnect
1st Author's Name Kazuki INOUE
1st Author's Affiliation Graduate School of Sience and Technology, Kumamoto University()
2nd Author's Name Motoki AMAGASAKI
2nd Author's Affiliation Graduate School of Sience and Technology, Kumamoto University
3rd Author's Name Masahiro IIDA
3rd Author's Affiliation Graduate School of Sience and Technology, Kumamoto University
4th Author's Name Toshinori SUEYOSHI
4th Author's Affiliation Graduate School of Sience and Technology, Kumamoto University
Date 2008-11-17
Paper # RECONF2008-42
Volume (vol) vol.108
Number (no) 300
Page pp.pp.-
#Pages 6
Date of Issue