Presentation 2008-11-17
Preliminary Evaluations of SMA : A Massive Array of Low-Power Reconfigurable Processors
Hideharu AMANO, Kyundong KIM, Hiroki MATSUTANI, Tunbunheng VASUTAN, Yoshihiro YASUDA, Masaaki KONDO, Hiroshi NAKAMURA, Kimiyoshi USAMI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) SMA (Silent Mega Array) is a highly energy efficient coarse-grained reconfigurable system. By mapping a data-flow graph of the target application directly on a large computational array as possible, reasonable performance is obtained with extremely low power with massively parallel processing, voltage control, frequency control and power gating techniques. A relatively small system with 16×7 computational units is designed with 65nm CMOS process technology. Preliminarily evaluation results using simple application programs show that the energy efficiency of SMA can be about 30 times as that of a common DSP as an off-load engine.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Coarse-Grained Reconfigurable System / Low power design
Paper # RECONF2008-40
Date of Issue

Conference Information
Committee RECONF
Conference Date 2008/11/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Preliminary Evaluations of SMA : A Massive Array of Low-Power Reconfigurable Processors
Sub Title (in English)
Keyword(1) Coarse-Grained Reconfigurable System
Keyword(2) Low power design
1st Author's Name Hideharu AMANO
1st Author's Affiliation Faculty of Science and Technology, Keio University()
2nd Author's Name Kyundong KIM
2nd Author's Affiliation Graduate School of Engineerin, The University of Tokyo
3rd Author's Name Hiroki MATSUTANI
3rd Author's Affiliation Faculty of Science and Technology, Keio University
4th Author's Name Tunbunheng VASUTAN
4th Author's Affiliation Faculty of Science and Technology, Keio University
5th Author's Name Yoshihiro YASUDA
5th Author's Affiliation Faculty of Science and Technology, Keio University
6th Author's Name Masaaki KONDO
6th Author's Affiliation Graduate School of Information Systems, The University of Electro-Communications
7th Author's Name Hiroshi NAKAMURA
7th Author's Affiliation Graduate School of Information Science and Technology, The University of Tokyo
8th Author's Name Kimiyoshi USAMI
8th Author's Affiliation Shibaura Institute of Technology
Date 2008-11-17
Paper # RECONF2008-40
Volume (vol) vol.108
Number (no) 300
Page pp.pp.-
#Pages 6
Date of Issue