Presentation 2008-11-17
A Power Masking Method of AES Circuit by Using Cross Bar Switch to Switch S-Box Circuit
Nobuyuki KAWAHATA, Ryuta NARA, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) AES is one of the common key cryptosystems often used on an embedded systems, IC-chips and others. Teir common key must be kept secret from others. However, it can be deciphered by side channel attack, the method of cracking cryptosystems by analyzing physical quantity generated at the encryption processing. Especially in side channel attack, differential power analysis (DPA) is known as the most dangerous attacking method. AES circuit is needed to be designd with regard to anti-DPA. To design an anti-DPA AES circuit, we propose a power masking SubBytes circuit which switches several S-Boxes, each of which has a different power to each other. We demonstrate our evaluation and results.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Differential power analysis / DPA / Cross bar switch / AES / IC-chip / Embeded system
Paper # VLD2008-70,DC2008-38
Date of Issue

Conference Information
Committee DC
Conference Date 2008/11/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Power Masking Method of AES Circuit by Using Cross Bar Switch to Switch S-Box Circuit
Sub Title (in English)
Keyword(1) Differential power analysis
Keyword(2) DPA
Keyword(3) Cross bar switch
Keyword(4) AES
Keyword(5) IC-chip
Keyword(6) Embeded system
1st Author's Name Nobuyuki KAWAHATA
1st Author's Affiliation Dept. of Computer Science and Engineering, Waseda University()
2nd Author's Name Ryuta NARA
2nd Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
3rd Author's Name Nozomu TOGAWA
3rd Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
4th Author's Name Masao YANAGISAWA
4th Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
5th Author's Name Tatsuo OHTSUKI
5th Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
Date 2008-11-17
Paper # VLD2008-70,DC2008-38
Volume (vol) vol.108
Number (no) 299
Page pp.pp.-
#Pages 6
Date of Issue