Presentation 2008-11-17
Multi-Rate Compatible High Throughput Irregular LDPC Decoder Based on High-Efficiency Column Operation Unit
Akiyuki NAGASHIMA, Yuta IMAI, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Low Density Parity Check (LDPC) code is expected to be an error correcting code for next generation networks since it shows high error correcting performance and is incorporated in IEEE802.11n the next standard of wireless network. In this paper, we propose a multi-rate compatible irregular LDPC decoder enhancing column operation parallelism. Focusing on column-wise parallelism of column operations, uplift usage rate of operational unit and throughput by calculating all inputs simultaneously. The decoder achieves 12% savings in area and 81% increase in throughput compared to recent architectures.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) LDPC decoder / Irregular / Multi-Rate / column operation
Paper # VLD2008-66,DC2008-34
Date of Issue

Conference Information
Committee DC
Conference Date 2008/11/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Multi-Rate Compatible High Throughput Irregular LDPC Decoder Based on High-Efficiency Column Operation Unit
Sub Title (in English)
Keyword(1) LDPC decoder
Keyword(2) Irregular
Keyword(3) Multi-Rate
Keyword(4) column operation
1st Author's Name Akiyuki NAGASHIMA
1st Author's Affiliation Dept. of Computer Science and Engineering, Waseda University()
2nd Author's Name Yuta IMAI
2nd Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
3rd Author's Name Nozomu TOGAWA
3rd Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
4th Author's Name Masao YANAGISAWA
4th Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
5th Author's Name Tatsuo OHTSUKI
5th Author's Affiliation Dept. of Computer Science and Engineering, Waseda University
Date 2008-11-17
Paper # VLD2008-66,DC2008-34
Volume (vol) vol.108
Number (no) 299
Page pp.pp.-
#Pages 6
Date of Issue