| Presentation | 2008-10-07 Fast Motion Estimation Algorithm for a Low Power Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling Nobuaki Kobayashi, Yugo Ishikawa, Tadayoshi Enomoto, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | To make full use of an effective power reduction capability of dynamic voltage and frequency scaling (DVFS), a fast motion estimation (ME) algorithm called adaptively assigned breaking-off condition search (A^2BCS) and an ME processor that employs both A^2BCS and DVFS were developed. The A^2BCS algorithm can adaptively predict the optimum supply voltage (V_D) and the optimum clock frequency (f_c) before each block matching process starts. The 90-nm CMOS ME processor consisted of a two-stage pipelined absolute difference accumulator, a DVFS controller, a small DC/DC converter, and a PLL clock driver. Power dissipation of the ME processor was 28.3μW which was 2.42% that of a conventional ME processor adopting a full search ME algorithm. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | motion estimation / DVFS / power dissipation / DC/DC converter / PLL clock driver |
| Paper # | SIP2008-115,IE2008-79 |
| Date of Issue |
| Conference Information | |
| Committee | IE |
|---|---|
| Conference Date | 2008/9/29(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Image Engineering (IE) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Fast Motion Estimation Algorithm for a Low Power Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling |
| Sub Title (in English) | |
| Keyword(1) | motion estimation |
| Keyword(2) | DVFS |
| Keyword(3) | power dissipation |
| Keyword(4) | DC/DC converter |
| Keyword(5) | PLL clock driver |
| 1st Author's Name | Nobuaki Kobayashi |
| 1st Author's Affiliation | Graduate School of Science and Engineering, Chuo University() |
| 2nd Author's Name | Yugo Ishikawa |
| 2nd Author's Affiliation | Graduate School of Science and Engineering, Chuo University |
| 3rd Author's Name | Tadayoshi Enomoto |
| 3rd Author's Affiliation | Graduate School of Science and Engineering, Chuo University |
| Date | 2008-10-07 |
| Paper # | SIP2008-115,IE2008-79 |
| Volume (vol) | vol.108 |
| Number (no) | 229 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |