Presentation 2008-10-30
Investigation of Inductively Coupled SFQ Pulse Transfer Circuits for Current Recycling
Masanori IGARASHI, Yuki YAMANASHI, Nobuyuki YOSHIKAWA, Kan FUJIWARA, Yoshihito HASHIMOTO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recent development of SFQ circuits technology enabled us to make large SFQ circuits including more than ten thousand Josephson junctions. However, the total bias current for such large circuits is now over one ampere. An increase of bias current causes several problems for circuits operation, such as large magnetic fields and ground return currents. To solve this problem, we investigated current recycling, which can drastically reduce the total bias current of SFQ circuits. For realizing the current recycling, signal transmission between SFQ logic circuits located on different grounds is required. We designed two types of inductively coupled SFQ pulse transfer circuits and confirmed their correct operations. We also studied circuit structures of effective coupling for the SFQ pulse transfer circuits.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) SFQ Circuits / Current Recycling / Serially Biasing / Inductive Coupling / Separating Ground
Paper # SCE2008-30
Date of Issue

Conference Information
Committee SCE
Conference Date 2008/10/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Superconductive Electronics (SCE)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Investigation of Inductively Coupled SFQ Pulse Transfer Circuits for Current Recycling
Sub Title (in English)
Keyword(1) SFQ Circuits
Keyword(2) Current Recycling
Keyword(3) Serially Biasing
Keyword(4) Inductive Coupling
Keyword(5) Separating Ground
1st Author's Name Masanori IGARASHI
1st Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University()
2nd Author's Name Yuki YAMANASHI
2nd Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University
3rd Author's Name Nobuyuki YOSHIKAWA
3rd Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University
4th Author's Name Kan FUJIWARA
4th Author's Affiliation SRL-ISTEC
5th Author's Name Yoshihito HASHIMOTO
5th Author's Affiliation SRL-ISTEC
Date 2008-10-30
Paper # SCE2008-30
Volume (vol) vol.108
Number (no) 268
Page pp.pp.-
#Pages 6
Date of Issue