Presentation 2008-10-30
Design and test of memory system in the SFQ-FFT processor
Kazuhiro TAKETOMI, Yuki YAMANASHI, Heejoung PARK, Nobuyuki YOSHIKAWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The fast Fourier transform is the algorithm which transfer the function in the time domain into the frequency domain. It is used in the analysis of the sound and the image processing and so on. In the medical application, wireless communication and radio astronomy, the real-time FFT is highly demanded. Therefore hardware-based FFT processing has been under investigation. We are developing the FFT processor using SFQ circuits. In the FFT processor, memory access at high throughput is required for the large number of calculations at high speed. In this study we propose an SFQ-FFT processor system with high speed memories and implement the prototype computing unit including shift-register memories.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) SFQ / FFT / butterfly processing unit / superconductive integrated circuit
Paper # SCE2008-28
Date of Issue

Conference Information
Committee SCE
Conference Date 2008/10/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Superconductive Electronics (SCE)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design and test of memory system in the SFQ-FFT processor
Sub Title (in English)
Keyword(1) SFQ
Keyword(2) FFT
Keyword(3) butterfly processing unit
Keyword(4) superconductive integrated circuit
1st Author's Name Kazuhiro TAKETOMI
1st Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University()
2nd Author's Name Yuki YAMANASHI
2nd Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University
3rd Author's Name Heejoung PARK
3rd Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University
4th Author's Name Nobuyuki YOSHIKAWA
4th Author's Affiliation Department of Electrical and Computer Engineering, Yokohama National University
Date 2008-10-30
Paper # SCE2008-28
Volume (vol) vol.108
Number (no) 268
Page pp.pp.-
#Pages 4
Date of Issue