Presentation 2008-09-26
Consideration of Combinational Circuit Mapping Method for Reconfigurable Device MPLD
Yutaro ODA, Kazuya TANIGAWA, Tetsuo HIRONAKA, Naoki HIRAKAWA, Hiroaki TOGUCHI, Masayuki SATO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) As a novel Field Programmable Gate Array(FPGA), MPLD has been proposed. The MPLD consists of MLUTs. which has functions as LUT, switch block, and memory. By placing and connecting the neighboring MLUTs, MPLD can behave like conventional FPGA. However, the circuit mapping method is different from FPGA because of the large architecture difference. Therefore, development of a novel CAD to map a large circuit into MPLD is needed for practical use. In this paper, a new CAD for MPLD is proposed. At first the conventional mapping method were investigated. Next, the method to map a circuit into MPLD was discussed. After that, the CAD for MPLD was developed by using C language which can map a combinational circuit.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FPGA / MPLD / CAD / memory
Paper # RECONF2008-37
Date of Issue

Conference Information
Committee RECONF
Conference Date 2008/9/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Consideration of Combinational Circuit Mapping Method for Reconfigurable Device MPLD
Sub Title (in English)
Keyword(1) FPGA
Keyword(2) MPLD
Keyword(3) CAD
Keyword(4) memory
1st Author's Name Yutaro ODA
1st Author's Affiliation Graduate School of Information Sciences, Hiroshima City University()
2nd Author's Name Kazuya TANIGAWA
2nd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
3rd Author's Name Tetsuo HIRONAKA
3rd Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
4th Author's Name Naoki HIRAKAWA
4th Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
5th Author's Name Hiroaki TOGUCHI
5th Author's Affiliation Graduate School of Information Sciences, Hiroshima City University
6th Author's Name Masayuki SATO
6th Author's Affiliation Taiyo Yuden Co., Ltd.
Date 2008-09-26
Paper # RECONF2008-37
Volume (vol) vol.108
Number (no) 220
Page pp.pp.-
#Pages 6
Date of Issue