| Presentation | 2008-09-26 A study of a fault-tolerant system using TFT method Atsuhiro KANAMARU, Hiroyuki KAWAI, Yoshiki YAMAGUCHI, Moritoshi YASUNAGA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper deals with a dependable computing system using a reconfigurable device. The work carried out for this purpose of this study involved the proposition of an fault-tolerant approach which covers general purpose LSI such as microprocessors. TFT, which is short for Tile-based Fault Tolerant approach, has the intermediate layer which makes the connection between physical circuit layout and logical circuit layout for use in partial and dynamic reconfiguration. The partial reconfiguration is effectively utilized for online replacement of failed circuits. An advantage of TFT is that there is no conflict with other fault-tolerant approaches, and therefore TFT is freely available in the construction of dependable systems. Experimental result demonstrates the SuperH RISC processor implementation and the effectiveness of our approach. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | FPGA / partial reconfiguration / fault tolerance / hard error / fault recovery |
| Paper # | RECONF2008-36 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2008/9/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A study of a fault-tolerant system using TFT method |
| Sub Title (in English) | |
| Keyword(1) | FPGA |
| Keyword(2) | partial reconfiguration |
| Keyword(3) | fault tolerance |
| Keyword(4) | hard error |
| Keyword(5) | fault recovery |
| 1st Author's Name | Atsuhiro KANAMARU |
| 1st Author's Affiliation | Graduate School of Systems and Information Engineering, Univ. of Tsukuba() |
| 2nd Author's Name | Hiroyuki KAWAI |
| 2nd Author's Affiliation | Graduate School of Systems and Information Engineering, Univ. of Tsukuba |
| 3rd Author's Name | Yoshiki YAMAGUCHI |
| 3rd Author's Affiliation | Graduate School of Systems and Information Engineering, Univ. of Tsukuba |
| 4th Author's Name | Moritoshi YASUNAGA |
| 4th Author's Affiliation | Graduate School of Systems and Information Engineering, Univ. of Tsukuba |
| Date | 2008-09-26 |
| Paper # | RECONF2008-36 |
| Volume (vol) | vol.108 |
| Number (no) | 220 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |