| Presentation | 2008-09-25 Implementation of JPEG Encoder on Dynamically Reconfigurable Processor and its Evaluation Naomichi FURUSHIMA, Nobuya WATANABE, Akira NAGOYA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Recently, dynamically reconfigurable hardware has been attracted, the research becomes active, and quantitative evaluation for its availability is important. This paper describes an implementation of JPEG encoders on DAPDNA-2 which IPFlex Inc. developed, and its evaluation. We implemented a converter for color specification system and a two-dimensional DCT to DNA which is a parallel processing engine with dynamic reconfiguration in DAPDNA-2, and implemented other parts of JPEG encoder to DAP which is a RISC processor core in DAPDNA-2. For efficient use of hardware resources, we implemented the circuits in two or four parallel. Furthermore we tried to reduce control processing time of dynamic reconfiguration. As results of evaluation, we confirmed that the processing speed on a DNA was same as the speed on a PC (Pentium4 2.8GHz) or faster in case of an input image size is large, and energy consumption of DNA was about 1/50 compared with the PC. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Dynamically Reconfigurable Processor / JPEG Encode |
| Paper # | RECONF2008-24 |
| Date of Issue |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2008/9/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Reconfigurable Systems (RECONF) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Implementation of JPEG Encoder on Dynamically Reconfigurable Processor and its Evaluation |
| Sub Title (in English) | |
| Keyword(1) | Dynamically Reconfigurable Processor |
| Keyword(2) | JPEG Encode |
| 1st Author's Name | Naomichi FURUSHIMA |
| 1st Author's Affiliation | Graduate School of Natural Science and Technology, Okayama University() |
| 2nd Author's Name | Nobuya WATANABE |
| 2nd Author's Affiliation | Graduate School of Natural Science and Technology, Okayama University |
| 3rd Author's Name | Akira NAGOYA |
| 3rd Author's Affiliation | Graduate School of Natural Science and Technology, Okayama University |
| Date | 2008-09-25 |
| Paper # | RECONF2008-24 |
| Volume (vol) | vol.108 |
| Number (no) | 220 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |