Presentation | 2008-10-22 LSI Implementation of Frequency Domain Equalizer for Single Carrier Transmission Kazuhiro KOMATSU, Valentin GHEORGHIU, Suguru KAMEDA, Tadashi TAKAGI, Kazuo TSUBOUCHI, Fumiyuki ADACHI, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | Single-carrier (SC) transmission using frequency domain equalization (FDE) is one of the candidates for the next generation mobile communication systems expected to deliver high-speed and high-quality packet data services. Fast synchronization is critical for the performance of packet transmission systems. In this paper, a robust timing synchronization scheme for SC-FDE packet transmission is presented and its implementation is discussed. The proposed scheme uses an integration process to find the optimum timing of the guard interval (GI). A SC-FDE packet transmission system is implemented on a field programmable gate array (FPGA) and its performance is analyzed through experimental data. Moreover, application specific integrated circuit (ASIC) implementation for the ST Microelectronics 180nm complementary metal oxide semiconductor (CMOS) is shown. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | single-carrier / packet transmission / frequency domain equalization / timing synchronization |
Paper # | SR2008-43 |
Date of Issue |
Conference Information | |
Committee | SR |
---|---|
Conference Date | 2008/10/15(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Software Radio(SR) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | LSI Implementation of Frequency Domain Equalizer for Single Carrier Transmission |
Sub Title (in English) | |
Keyword(1) | single-carrier |
Keyword(2) | packet transmission |
Keyword(3) | frequency domain equalization |
Keyword(4) | timing synchronization |
1st Author's Name | Kazuhiro KOMATSU |
1st Author's Affiliation | Research Institute of Electrical Communication, Tohoku University() |
2nd Author's Name | Valentin GHEORGHIU |
2nd Author's Affiliation | Research Institute of Electrical Communication, Tohoku University:(Present office)Qualcomm Japan Inc. |
3rd Author's Name | Suguru KAMEDA |
3rd Author's Affiliation | Research Institute of Electrical Communication, Tohoku University |
4th Author's Name | Tadashi TAKAGI |
4th Author's Affiliation | Research Institute of Electrical Communication, Tohoku University |
5th Author's Name | Kazuo TSUBOUCHI |
5th Author's Affiliation | Research Institute of Electrical Communication, Tohoku University |
6th Author's Name | Fumiyuki ADACHI |
6th Author's Affiliation | Department of Electrical and Communication Engineering, Graduate School of Engineering, Tohoku University |
Date | 2008-10-22 |
Paper # | SR2008-43 |
Volume (vol) | vol.108 |
Number (no) | 250 |
Page | pp.pp.- |
#Pages | 6 |
Date of Issue |