Presentation 2008-03-07
A high-throughput Architectures for LDPC Coded OFDM Baseband Processor
Shinsuke USHIKI, Koichi NAKAMURA, Kazunori SHIMIZU, Qi WANG, Yuta Abe, Satoshi GOTO, Takeshi IKENAGA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) It's research target more important that combined OFDM modulation with LDPC codes in digital wireless communication systems. However, there is required high-throughput for baseband processing in hardware design, by increasing number of OFDM carrier and LDPC code length. In this paper, we propose high-throughput architectures for LDPC coded OFDM baseband processor. For improvement of decoding quality, we disperse the burst errors by interleaving method. And our architectures can realize high-throughput baseband processor using 1024-point FFT circuit based memory-based architecture and full parallel LDPC decoder. As a result, we can achieve high-throughput more than 550Mbps by frequency 100MHz.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) OFDM / LDPC / FFT / baseband / high-throughput
Paper # VLD2007-159,ICD2007-182
Date of Issue

Conference Information
Committee VLD
Conference Date 2008/2/29(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A high-throughput Architectures for LDPC Coded OFDM Baseband Processor
Sub Title (in English)
Keyword(1) OFDM
Keyword(2) LDPC
Keyword(3) FFT
Keyword(4) baseband
Keyword(5) high-throughput
1st Author's Name Shinsuke USHIKI
1st Author's Affiliation Graduate School of Information, Production and Systems, Waseda University()
2nd Author's Name Koichi NAKAMURA
2nd Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
3rd Author's Name Kazunori SHIMIZU
3rd Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
4th Author's Name Qi WANG
4th Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
5th Author's Name Yuta Abe
5th Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
6th Author's Name Satoshi GOTO
6th Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
7th Author's Name Takeshi IKENAGA
7th Author's Affiliation Graduate School of Information, Production and Systems, Waseda University
Date 2008-03-07
Paper # VLD2007-159,ICD2007-182
Volume (vol) vol.107
Number (no) 508
Page pp.pp.-
#Pages 6
Date of Issue