Presentation 2008-05-22
Path planning method for MIMD controlled data communication in MX Core
Akihiro KODAMA, Yuta MIZOKAMI, Mitsutaka NAKANO, Masahiro IIDA, Toshinori SUEYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The MX core is a massively parallel SIMD (Single Instruction Multiple Data) processor based on fine-grained 1,024 PEs (Processing Elements). This is developed by Renesas technology corp., achieves high performance for multimedia processing. However, due to its SIMD structure, the MX core has a larger PE communication cycle overhead under complicated condition such as deinterleave operation. In order to overcome it, we applied MIMD (Multiple Instruction Multiple Data) controlled data communication between PEs. This paper describes a path planning method for MIMD controlled data communication with MX core architecture. We evaluate it using some circuits. As a result, although the number of communication steps is improved by 85% as compared to SIMD type communication, slightly compared to manual mapping methods.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MX core / SIMD / MIMD / data communication
Paper # RECONF2008-6
Date of Issue

Conference Information
Committee RECONF
Conference Date 2008/5/15(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Path planning method for MIMD controlled data communication in MX Core
Sub Title (in English)
Keyword(1) MX core
Keyword(2) SIMD
Keyword(3) MIMD
Keyword(4) data communication
1st Author's Name Akihiro KODAMA
1st Author's Affiliation Graduate School of Science and Technology, Kumamoto University()
2nd Author's Name Yuta MIZOKAMI
2nd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
3rd Author's Name Mitsutaka NAKANO
3rd Author's Affiliation Graduate School of Science and Technology, Kumamoto University
4th Author's Name Masahiro IIDA
4th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
5th Author's Name Toshinori SUEYOSHI
5th Author's Affiliation Graduate School of Science and Technology, Kumamoto University
Date 2008-05-22
Paper # RECONF2008-6
Volume (vol) vol.108
Number (no) 48
Page pp.pp.-
#Pages 6
Date of Issue