Presentation 2008-05-16
Verification of a side-channel attack to an AES circuit on SASEBO
Daisaku MINAMIZAKI, Keisuke IWAI, Takakazu KUROKAWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recently, the research on the side-channel attack is actively done, and SASEBO board that conformed to the INSTAC32 was developed. In this text, AES(ECB-mode) offered by Tohoku-University is mounted on SASEBO and the result of trying CPA(Correlation Power Analysis) that was a kind of side-channel attack is shown.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Side Channel Attack / SASEBO / FPGA / AES / SPA / CPA
Paper # ISEC2008-1
Date of Issue

Conference Information
Committee ISEC
Conference Date 2008/5/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Security (ISEC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Verification of a side-channel attack to an AES circuit on SASEBO
Sub Title (in English)
Keyword(1) Side Channel Attack
Keyword(2) SASEBO
Keyword(3) FPGA
Keyword(4) AES
Keyword(5) SPA
Keyword(6) CPA
1st Author's Name Daisaku MINAMIZAKI
1st Author's Affiliation Department of Computer Science, National Defense Academy()
2nd Author's Name Keisuke IWAI
2nd Author's Affiliation Department of Computer Science, National Defense Academy
3rd Author's Name Takakazu KUROKAWA
3rd Author's Affiliation Department of Computer Science, National Defense Academy
Date 2008-05-16
Paper # ISEC2008-1
Volume (vol) vol.108
Number (no) 38
Page pp.pp.-
#Pages 7
Date of Issue