| Presentation | 2008/3/20 Design Technique of Low-Size and High-Performance Hardwired TCP/IP Offload Engine for Embedded Systems Koji HASHIMOTO, Vasily G. MOSHNYAGA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A hard-wired TCP/IP offload engine (TOE) is implemented in several kind of information appliances and embedded systems in order to accelerate the IP-based communication throughputs. In recent years, TCP/IP throughput peak value is becoming an important factor for the systems but they are required strongly to keep low power consumption. Therefore we are developing a new TOE structure with high-performance, low-latency and small area that utilizes behaviors of the communication layer software applications. This paper describes structure of the packet reception block of TOE and our experimental implementation report. We also propose new efficient methods by speculating process details of the incoming packet simply and then try to execute DMA transaction beforehand. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Embedded system / TCP/IP / Hardwired TOE |
| Paper # | CPSY2007-90,DC2007-94 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2008/3/20(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Design Technique of Low-Size and High-Performance Hardwired TCP/IP Offload Engine for Embedded Systems |
| Sub Title (in English) | |
| Keyword(1) | Embedded system |
| Keyword(2) | TCP/IP |
| Keyword(3) | Hardwired TOE |
| 1st Author's Name | Koji HASHIMOTO |
| 1st Author's Affiliation | Department of Electronics Engineering and Computer Science, Fukuoka University() |
| 2nd Author's Name | Vasily G. MOSHNYAGA |
| 2nd Author's Affiliation | Department of Electronics Engineering and Computer Science, Fukuoka University |
| Date | 2008/3/20 |
| Paper # | CPSY2007-90,DC2007-94 |
| Volume (vol) | vol.107 |
| Number (no) | 559 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |