Presentation 2008/3/20
Coexistent environment of Responsiveness and Functionality on multi-core processor, MPCore. : Toward harmonizing Control with Information processing
Tsuyoshi Abe, Junji Sakai,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The next generation embedded system will require not only the control processing but also the information processing ability like RMS (recognition/mining/synthesis). On the other hand, the frequency improvement is braked by the power consumption growth in spite of those increasing processing, and so it is shifting to the multi core processor. In this background, this paper proposed environments to coexist the control processing with infomation processing on the multi core processor environment, and evaluated the interruption performance. Moreover, this evaluation demonstrated HeteroOS environment which unites real-time OS with information processing OS is the best one, because the amount of the memory access to process interrupts influences the response performance and stabilization in the multi core environment.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MutiCore / Embedded System / Responsibility
Paper # CPSY2007-83,DC2007-87
Date of Issue

Conference Information
Committee DC
Conference Date 2008/3/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Coexistent environment of Responsiveness and Functionality on multi-core processor, MPCore. : Toward harmonizing Control with Information processing
Sub Title (in English)
Keyword(1) MutiCore
Keyword(2) Embedded System
Keyword(3) Responsibility
1st Author's Name Tsuyoshi Abe
1st Author's Affiliation NEC System IP Core Research Laboratories()
2nd Author's Name Junji Sakai
2nd Author's Affiliation NEC System IP Core Research Laboratories
Date 2008/3/20
Paper # CPSY2007-83,DC2007-87
Volume (vol) vol.107
Number (no) 559
Page pp.pp.-
#Pages 6
Date of Issue