Presentation 2008/3/20
An Adaptive Multi-Performance Processor and its Evaluation
Seiichiro YAMAGUCHI, Yuichiro OYAMA, Yuji KUNITAKE, Tadayuki MATSUMURA, Yuriko ISHITOBI, Masaki YAMAGUCHI, Donghoon LEE, Yusuke KANEDA, Toshimasa FUNAKI, Masanori MUROYAMA, Tohru ISHIHARA, Toshinori SATO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper presents an energy efficient processor which can be used as a design alternative for the dynamic voltage scaling (DVS) processors in embedded system design. The processor core consists of multiple PE (processing element) cores and a scalable set-associative cache memory. The major advantage over the DVS processors is a small overhead for changing its operating speeds. Our processor can change its speeds in 1μ second while conventional DVS processors need hundreds of microseconds for the performance transition [1], [7].
Keyword(in Japanese) (See Japanese page)
Keyword(in English) microprocessor / low power design
Paper # CPSY2007-80,DC2007-84
Date of Issue

Conference Information
Committee DC
Conference Date 2008/3/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Adaptive Multi-Performance Processor and its Evaluation
Sub Title (in English)
Keyword(1) microprocessor
Keyword(2) low power design
1st Author's Name Seiichiro YAMAGUCHI
1st Author's Affiliation Graduate School of IS & EE, Kyushu Univ.()
2nd Author's Name Yuichiro OYAMA
2nd Author's Affiliation Graduate School of IS & EE, Kyushu Univ.
3rd Author's Name Yuji KUNITAKE
3rd Author's Affiliation Graduate School of CS & SE, Kyushu Inst. of Tech.
4th Author's Name Tadayuki MATSUMURA
4th Author's Affiliation Graduate School of IS & EE, Kyushu Univ.
5th Author's Name Yuriko ISHITOBI
5th Author's Affiliation Graduate School of IS & EE, Kyushu Univ.
6th Author's Name Masaki YAMAGUCHI
6th Author's Affiliation Graduate School of IS & EE, Kyushu Univ.
7th Author's Name Donghoon LEE
7th Author's Affiliation Graduate School of IS & EE, Kyushu Univ.
8th Author's Name Yusuke KANEDA
8th Author's Affiliation Department of EE & CS, Kyushu Univ.
9th Author's Name Toshimasa FUNAKI
9th Author's Affiliation Graduate School of CS & SE, Kyushu Inst. of Tech.
10th Author's Name Masanori MUROYAMA
10th Author's Affiliation System LSI Research Center, Kyushu Univ.
11th Author's Name Tohru ISHIHARA
11th Author's Affiliation System LSI Research Center, Kyushu Univ.
12th Author's Name Toshinori SATO
12th Author's Affiliation System LSI Research Center, Kyushu Univ.
Date 2008/3/20
Paper # CPSY2007-80,DC2007-84
Volume (vol) vol.107
Number (no) 559
Page pp.pp.-
#Pages 6
Date of Issue