Presentation 2008-01-16
An Efficient Algorithm for RTL Power Macro-modeling and Library Building
Masaaki Ohtsuki, Masato Kawai, Tatsuya Koyagi, Masahiro Fukui,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Due to the rapid growth of the electric systems, efficient and lowpower designs have been highly required. To satisfy these requests, high accurate and high efficient power analysis, to apply lowpower optimization in higher abstraction level, is very important. This paper proposes the new efficient power modeling algorithm which uses LUT. It reduces the size of the LUT drastically, compared to conventional algorithms, and it is expected to make the power analysis and library building high efficient. The experimental results show that our approach reduces the computation time to build the library to one tenth while keeping the accuracy of the power analysis.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Power macro model / Power consumption estimation / Power model library / LUT
Paper # VLD2007-113,CPSY2007-56,RECONF2007-59
Date of Issue

Conference Information
Committee RECONF
Conference Date 2008/1/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Reconfigurable Systems (RECONF)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Efficient Algorithm for RTL Power Macro-modeling and Library Building
Sub Title (in English)
Keyword(1) Power macro model
Keyword(2) Power consumption estimation
Keyword(3) Power model library
Keyword(4) LUT
1st Author's Name Masaaki Ohtsuki
1st Author's Affiliation Department of Advanced Science and Engineering, Ritsumeikan University()
2nd Author's Name Masato Kawai
2nd Author's Affiliation Department of VLSI System Design, Ritsumeikan University
3rd Author's Name Tatsuya Koyagi
3rd Author's Affiliation Department of Advanced Science and Engineering, Ritsumeikan University
4th Author's Name Masahiro Fukui
4th Author's Affiliation Department of VLSI System Design, Ritsumeikan University
Date 2008-01-16
Paper # VLD2007-113,CPSY2007-56,RECONF2007-59
Volume (vol) vol.107
Number (no) 418
Page pp.pp.-
#Pages 6
Date of Issue